Quasi two-level operation of voltage source converters, intended to operate either within high/medium voltage DC networks or low output frequency applications, has caught the attention of both academia and industry. Sequential insertion of the so-called submodules (cells) into the circuit alleviates potential problems related to high voltage slopes (dv/dt), whereas the ease of stacking them together provides the means for satisfactory performance in terms of voltage scalability. Although resembling the modular multilevel converter, quasi two-level converter operates in a different manner, leading to the completely different sizing, operating and balancing principles. So far, no publication has analyzed the transition process occurring within the quasi two-level converter leg, which can be considered crucial from the cell capacitance sizing perspective. Therefore, this paper provides thorough and generalized mathematical description of converter leg dynamics during the voltage transition process. Comprehensive method giving the possibility for cell capacitance determination is presented. With the aim of validating the conducted analysis, simulation results covering the operation of a few different topologies, with varying number of cells, are presented.
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NOMENCLATURE
Vsm
Submodule voltage ripple. Submodule capacitance factor of safety. Converter input voltage.
I. INTRODUCTION
N order to operate within high voltage (HV) or medium voltage (MV) domain, two-level (2LVL) voltage source converters (VSCs) must satisfy the requirements of an application they are intended for, while withstanding substantial voltage stresses. Given the limited voltage blocking capabilities of commercially available insulated gate bipolar transistors (IGBTs), which nowadays reach as high as 6.5 kV, series connection of switching devices/converter stages appears to be inevitable for the purpose of handling HV/MV at either of the converter ports. Fig. 1(a) presents a single leg of the conventional 2LVL VSC utilizing series connection (string) of power devices with the aim of realizing the switch of a desired voltage blocking capabilities. Within such a configuration, balancing of the voltages across power devices has been considered challenging given the high likelihood of mismatch among individual power devices' parameters. On these terms, unequal voltage distribution, originating from the inevitable parameters mismatch, threatens to cause destruction of a certain device within the string. Consequently, various methods of connecting the IGBTs in series have been proposed in the literature [1] - [4] . The proposed methods rely either on the employment of balancing circuits (BCs), which are quite commonly referred to as snubbers, connected in parallel to every single device within a string or intelligent driver circuits ensuring satisfactory and safe operation of power devices or hybrid combination of the latter. Nevertheless, employment of the presented 2LVL configuration within the grid connected applications results in quite high filtering requirements, even if proper voltage balancing among the switching devices is ensured.
Multilevel topologies, such as neutral-point clamped (NPC) [5] and flying capacitor (FC) converter [6] , can be perceived as an improvement compared to the conventional 2LVL VSCs within HV/MV domain owing to the better output voltage quality, reduced filtering requirements, etc. Notwithstanding the theoretical possibility of employing NPC or FC converter within this voltage range, number of bypassing diodes or flying capacitors, respectively, increases quadratically with the number of voltage levels. Hence, these multilevel topologies cannot be considered modular (in terms of voltage), given that new design is required for different system voltages. On the other hand, Modular Multilevel Converter (MMC) [7] presented in Fig. 1 (c) enables the straightforward increase in converter's voltage handling capabilities by employing the socalled submodules (SMs), which can be either half-bridge (HB) or full-bridge (FB) depending upon the application. Namely, by stacking more of the SMs together, voltage handling capabilities of the converter increase. Further, in comparison to the standard VSCs, MMC utilizes intentionally mounted arm inductors (La) with the aim of controlling its relevant current components [8] - [10] . Normally, series connection of SMs provides the opportunity to synthesize high-quality step-wise sinusoidal voltages, therefore requiring very little or no filtering at all. Nevertheless, in order to meet requirements imposed upon the SMs voltage ripple, high capacitance is usually needed consequently increasing the size and cost of the converter. Since utilization of the HB SM can be considered sufficient for the applications falling within this paper's scope, Fig. 2 presents it along with the list of its possible states. Under normal operating conditions, two different SM states are observed. Namely, if voltage across a SM terminal equals its capacitor voltage, the SM is said to be inserted into the circuit. As opposed to insertion, a SM is said to be bypassed if voltage across its terminals equals zero. Additional subject concerning the upcoming analysis refers to the DC systems, which have undoubtedly gained a momentum due to the advantages they have shown over their AC counterparts. With the objective of obtaining flexible and resilient DC grid, reliable connection between two of its parts operating under different voltage levels needs to be guaranteed. Consequently, DC-DC converter can be perceived as the part of the vital importance with regards to the proper operation of a DC system. Additionally, even though significant amount of research has been dedicated to the non-isolated DC-DC converters [11] - [16] , isolation stage can still be considered mandatory within majority of applications owing to the various safety regulations. In [17] the topology based on the single-phase (1PH) dual-active bridge (DAB) [18] was presented, however it incorporated the MMC at both of its stages with the aim of obtaining the electronic tap changer. Moreover, MMC operation in the medium-frequency range was proposed, thus enabling the replacement of bulky low frequency transformer (LFT) with more compact medium frequency transformer (MFT). According to [19] , increase in the MMC operating frequency results in the energy storage requirements reduction, which definitely results in the converter volume and cost cuts. However, reference [17] has not considered the adverse effects of sharp voltage transitions on the MFT insulation. Hence, quasi two-level (Q2L) operation, which was also referred to as trapezoidal operation, was proposed and analyzed in [20] , [21] with the aim of realizing the three-phase (3PH) DAB. Q2L operation implies sequential insertion of SMs (or a group of SMs) into the circuit over the equidistant time intervals Td being referred to as the dwell time. Furthermore, rail-to-rail operation was proposed, meaning that all SMs within an arm are either inserted or bypassed having gone through the transition, as shown in Fig. 3 . It was stated that such an operation had proven to be beneficial from several points of view. Firstly, large MMC arm inductors can be removed providing proper control algorithm, which maintains SMs voltages balanced, is employed leading to the disappearance of the MMC common-mode current. In other words, either of the converter arms conducts the output current only during the half of the fundamental operating cycle, which perfectly corresponds to the conventional 2LVL VSC. Secondly, the converter SMs serve as energy buffers during, normally short, voltage transitions, meaning that once the transition is finished, current diverts to the arm being bypassed. Ultimate result of the aforementioned changes is substantial reduction in the converter SMs capacitances, which reflects positively upon spatial and cost requirements, consequently giving the Q2L converter the edge over the conventional MMC within a certain span of applications. Further, the MMC, with arm inductors being removed and operating in the Q2L mode, can also be depicted as in Fig. 1(b) . Since no arm inductors are present, MMC SMs can as well be perceived as the parallel connection of the main switch and its active snubber. Apart from utilizing very small capacitors for the snubbing purposes, Q2L structure presented in Fig. 1 (b) reduces the voltage slope during the converter state change compared to the conventional 2LVL counterparts. Hence, its exploitation within carrierbased modulation schemes with the aim of synthesizing low frequency output waveforms (low-speed drives as a possible application) was proposed in [22] and [23] . Despite the popularity Q2L operation mode has enjoyed lately, to the best knowledge of the authors, no publication has ever thoroughly explained converter phase current exchange between the strings of SMs, belonging to the same leg, over the voltage transition interval. Moreover, it was stated in [20] that, during the transition, a string of switches gets exposed to the converter output current which is a very strong statement given that output current actually equals the difference between upper and lower arm currents. Additionally, influence of the arm stray inductance on the transition dynamics was neglected, even though it influences the transition itself along with general converter operation, as will be seen in the upcoming sections. This paper assumes that transition period occurs according to the so-called complementary switching (CS) method despite the other methods being reported in [20] . Namely, insertion of one SM in an observed arm, implies bypassing of one SM in the adjacent arm within the same switching leg. Consequently, new resonant circuit is formed at every new dwell interval. Therefore, this paper presents thorough mathematical description of the converter leg transition process dynamics. In order to conduct the desired analysis, the circuit consisting of a single leg is used. However, all the results are presented in generalized form, hence it is possible to apply them within variety of configurations. Additionally, active snubber capacitance sizing method is presented taking into account mathematical description of the transition itself.
The outline of this paper is as follows. Section II provides piece-wise analysis of the transient process, which is afterwards followed by the derivation of analytic equations suitable for the SMs sizing purposes. Section III deals with the aforementioned sizing providing information on the algorithm employed for this matter. Finally, section IV presents simulation results obtained in PLECS. With the aim of evaluating the proposed sizing method, simulations considering the employment of various voltage class semiconductor devices within different converter configurations were conducted.
II. LEG TRANSIENT ANALYSIS
In order to investigate internal dynamics of the Q2L converter during its transition period, switching leg presented in Fig. 4 (a) will be observed. It is assumed that voltages vAN and vs have the same shape and amplitude, though being shifted by a certain angle denoted by . During the observed transition, voltage vs remains unchanged. Converter input voltage Vin is assumed stiff, whereas the arm stray inductance and resistance will be denoted by L and R , respectively. Number of SMs within an arm of the observed converter is denoted by N. It is noteworthy that despite conducting the analysis in the case of single switching leg, it is easy to expand it onto all the converters utilizing Q2L operating principles. Furthermore, transition period during which the upper arm voltage vp changes from zero to full input voltage Vin, whereas the lower arm voltage vn changes in the opposite direction, according to Fig. 4(b) , will be observed. Similarly to the MMC, and neglecting voltage drops across stray parameters of the converter arms, voltage vAN can be expressed according to (1) .
Providing there is a proper balancing algorithm employed, strings of converter SMs can be replaced by the ideal voltage sources, therefore transition analysis can be conducted observing the circuit presented in Fig. 5 . It is noteworthy that unless balancing algorithm is employed, voltages across SMs' capacitors diverge, consequently making the converter operation unfeasible. Nevertheless, balancing algorithms differ depending upon the application the Q2L converter is used for, therefore thorough discussion covering this matter is omitted in this paper. Additionally, voltages across SMs' capacitors are not identical, however they all oscillate around the same mean value (V SM = Vin / N). Consequently, SMs' voltage ripple can be neglected, which is the common practice adopted in modelling of the MMC-alike circuits, therefore reinforcing the assumption of modeling Q2L converter arm with an ideal voltage source.
A. Piecewise Analysis
Strict analysis of the Q2L converter leg transition process can be conducted observing each of the dwell intervals individually, which can be considered suitable should the calculations be performed by means of the computer. Namely, starting point of a dwell interval is considered the time axis origin (t = 0), whereas an arm current/voltage initial conditions are inherited from the previously analyzed one. Finally, acquired responses are grouped together in order to obtain complete image of the transition. Considering that number of SMs within an arm equals N, total number of differential equations to be solved equals Neq = N providing voltages within the observed converter leg are expressed according to (2) and (3), where V0 and h(t) denote inserted SM initial voltage (which is assumed to be similar for all the SMs providing satisfactory operation of a balancing algorithm) and Heaviside step function
Differential equation describing an observed converter leg can be written for every interval (k 1)Td < t k Td, where k [1, N] . According to Fig. 5 , KVL labeled by red can be formed, from which (4) follows. Both vp and vn actually represent series connection of SMs, however with different number of them being inserted into the loop.
Differentiating (4), while keeping basic capacitor voltage equation (ic = C ) in mind, leads to
Further, by following the arm current directions defined in Fig. 5 , (6) can be derived.
From (6) one can see that the converter leg output current definitely affects its inner dynamics, hence it needs to be further investigated. Fig. 4 (a) and (b) depict the circuit to be analyzed along with ideal current and voltage waveforms which are to be used in the forthcoming analysis. Based on Fig. 4 (a), along with (1)-(3), one can easily derive (7), where it is assumed that every SM voltage remains balanced around the value Vin/N, which is in accordance with the basic operating principles of MMC-alike circuits. Within subsection II-B, it will be shown that (7) can be generalized, therefore allowing for the analysis of various topologies by means of equations differing with respect to each other only by a single coefficient.
Now, (6) can be transformed utilizing (7) .
Analyzing (9), one can notice that Parts 1 and 2 depend upon initial condition which is subject to changes every time a new dwell interval commences. However, these two parts combined represent the differential equation with constant parameters. Part 3 is actually introducing the effect of variable capacitance into the circuit (the term C / (N k)). Given that (9) represents the second order differential equation, it is clear that response of the circuit it represents implies the existence of oscillations. Nevertheless, every time new transition interval commences, natural frequency of the circuit changes. Moreover, circuit formed within a transition interval oscillates in its natural manner only during the observed dwell interval. With the observed dwell interval being finished, new circuit is formed using new parameters and new voltage/current initial conditions, as presented in Fig. 6 . To get a better insight into the previous discussion, Fig. 7 presents upper arm current transition within the converter depicted in Fig. 4(a) . Additionally, transition period during which the upper arm voltage changes from zero to full input voltage is observed. Converter parameters used for the purpose of conducting presented calculations can be found in Table I . Fig. 7 contains several different plots, assuming 1.7 kV, 3.3 kV and 6.5 kV IGBT modules were employed. Accordingly, dwell times were adjusted to match the approximate practical deadtimes for a given voltage class. Number of SMs within an arm was determined so that the average voltage across a SM capacitor equals around 55% of an employed semiconductor voltage class, as summarized in Table II . Plots on the right-hand side of Fig. 7 present the upper devices. Arm current behavior during the transition process assuming stray inductance and SM capacitance were increased by the factor of 100. Normalization with the maximum arm current being adopted as the base value was performed. Converter utilizing increased passive components approaches the MMC, which can be concluded given the negligible arm current changes during the transition period. Despite the fact that the line between the Q2L converter and the MMC has not been distinctively drawn, it is clear from Fig. 7 that the higher the arm inductance along with SM capacitance, the lower the resonant frequency of the converter leg, therefore the lower the changes in its current originating from any transition processes. However, this interferes with the basic principles of Q2L operation mode. Unless conventional MMC operation is to be achieved, one should carefully design the converter circuit with the aim of minimizing the arm stray inductance from which the SM capacitance can be determined. Otherwise, branch output current drift from one arm to another takes too long and Q2L operation becomes unfeasible. Please notice that the lower arm current can be easily calculated as i n = ipio, hence analysis of the upper arm can be considered sufficient. For a known arm stray inductance, piece-wise calculation of arm currents can be utilized with the aim of minimizing SM capacitance which meets the requirements related to its voltage ripple under the most critical operating conditions, which implies the operation with maximal arm currents, while providing conditions to maintain the operation fulfilling Q2L principles. An alternative to piece-wise observation of the Q2L converter leg transition can be found within
. Fig. 6 . Q2L converter leg transition process in case N = 3. It can be seen that an arm equivalent capacitance changes depending on the leg switching stage, which introduces resonances with different natural frequencies. Hence, every dwell interval can be analyzed individually with new differential equations being taken into account. Please, keep in mind that exemplary cell insertion order depicted above was used for the presentation purposes only. Generally, it depends on the balancing algorithm, which is out of this paper's scope. It can be seen that as long as the new level change is not triggered, the arm current oscillates along the so-called non-interrupted response curve. Insertion of a new SM into the circuit changes the arm resonant parameters, meaning that the new non-interrupted response curve is established and followed until the next insertion takes place; Upper arm current behavior during the transition process providing arm stray inductance and SM capacitance were increased by the factor of 100 (right). The arm current was normalized with respect to its maximum value. Please notice that such an increase leads to the behavior recognized within the conventional MMC (considering that the arm current exhibits negligible change during the voltage transition period), which is in contrast to the basic principles of Q2L operating mode. Therefore, if Q2L operation is to be achieved without any additional common-mode currents control, arm stray inductance should be minimized and SM capacitance sized accordingly. Dwell times and number of cells were adjusted accordingly, depending upon the voltage class of the employed switching devices. the analytic calculations, as presented in the following subsection.
B. Analytical Solution
It is worth restating that the assumption of balancing algorithm, which keeps SMs voltages within predefined limits, existence holds. Hence, average voltage across each SM can be assumed as Vsm = Vin / N. In order to conduct the analysis of the Q2L converter arm current behavior, transition at which the upper arm voltage exhibits the change from zero to full converter input voltage will be observed. Please note that, in accordance with Fig. 4(b) , lower arm voltage changes in the opposite direction. With the aim of deriving upper arm current equation, knowing the shape of voltages vp and vn, from Fig. 5 , is necessary. Time instant at which the transition commences will be adopted as the time axis origin (t = 0), whereas the total transition time will henceforth be considered as TT = NTd. 1)Upper arm voltage: Providing SMs insertion occurs sequentially in time instants matching the dwell time Td, as presented in Fig. 3 , during the interval mTd t < (m + 1)Td, where m [0, N -1], instantaneous value of the upper arm voltage vp can be calculated according to (10) . With the aim of making the equations less cumbersome, floor will be denoted by m.
Grouping the similar terms within (10), yields
It can be seen from (11) , that the upper arm voltage can be expressed as sum of two terms which can be further inspected.
Practical values of the dwell time Td fall in the range of several microseconds. Therefore, with respect to the fundamental operating period of the converter, the dwell time can, to a certain extent, be perceived as time increment (Td d ), whereas the term kTd can be considered almost continuous, therefore representing time (kTd ). Consequently, sum can be replaced with integral ( ), leading to (13) . It is noteworthy that the shorter the dwell time, the higher the precision of the results acquired using the above simplification. Additionally, by using the basic property of Heaviside step function, given by (14) , (13) can be rearranged to (15) . The above analysis can be graphically perceived according to Fig. 8 .
Applying the same reasoning to the second term in (11) 
Finally, at any time instant fulfilling the condition t < TT, upper arm voltage can be approximated as given by Fig. 3 , instantaneous value of the lower arm voltage can be expressed as
Following the analysis already presented above, two terms (the first line of the above expression) and (second and third line combined) can be identified.
Approximation techniques applied within the paragraph devoted to the upper arm voltage determination can be reapplied here, leading to
As for the other term from (18), it can be noticed from (21) that it can as well be presented with two separate terms v n 2,1 and v n 2,2 , respectively.
Sum of integrals v n 2,1 in the expression above represents integral of the lower arm current over time (22) . v n 2,1 = N C i n d t 0
Upper limit of the integral within the sum in (23) , should be paid attention to. It can be seen that the last term of the integral sum from (21) considers the integral with the lower limit equal to mTd and the upper one equal to the observed time instant t. However, if Td is considered significantly small, it can be claimed that the error committed by extending the limit of the last integral within the sum in (23) to kTd will not introduce large computational error into the calculations (the purpose of this being simplification of mathematical operations to be performed).
Further, it can as well be claimed that the lower arm current will not significantly change during the dwell interval, providing Td being considered infinitely small ( ). Hence, the integral within the previous equation can be solved in a simplified manner (24). 
Once the voltages across the Q2L converter arms are known, upper/lower arm currents can be evaluated as well. Motivation for expressing voltage equations by virtue of integral terms lies within the fact that Laplace transform can be applied, and all equations solved in the continuous domain even though voltage transition occurs in discretely defined time steps. In other words, no piecewise solutions are necessary once the analytical solutions defining arm currents within the time frame defined as t [0, TT] are derived. 
It can be seen from (28) that calculating the derivative of its second term is not that straightforward due to the existence of double integral. However, Leibnitz integral rule defined by (27) can be used for the purpose of conducting the desired differentiation.
Another mathematical relation defined by (30) will also be recalled to calculate the derivatives of the upper and lower arm voltages.
By combining (27)-(30), needed derivatives can be calculated as
Adding (31) and (32) yields
Equation (33) suggests that upper/lower arm current dynamics also depends on the branch output current dynamics. It can be shown that voltage across Q2L converter phase inductor Lo can be calculated according to (34). One can also notice that approximately linear change of voltage over the output inductor occurs due to the sequential change of upper and lower arm voltages within the observed converter branch.
Hence, output current dynamics during the Q2L leg voltage transition process can be described with
In (35), coefficient changes depending on the analyzed circuit configuration, which can be seen in Fig. 9 . In case Q2L VSC intended for low output frequency operation is observed, coefficient , from the equation above, can be considered equal to zero, providing fundamental switching period of the converter itself is sufficiently small compared to the output current frequency (for instance, 200 Hz switching frequency employed to synthesize 1 Hz output current). In order to solve the equation obtained by differentiating (4), it comes in handy to observe all of its quantities in the Laplace domain. Therefore, output current Laplace transform can be expressed as (36) assuming converter phase current flows exclusively through the upper arm prior to entering the transition process, according to Fig. 4(b) .
In the above equation, current flowing through the upper arm of the Q2L converter switching leg at the moment the transition interval commences was denoted by . Its value also depends upon the analyzed configuration, according to (37), where denotes relevant voltage waveforms phase-shift in case DAB-alike topologies are analyzed. If, however, low output frequency applications were subject to analysis, output frequency, output current amplitude and power factor, are denoted by fo, Imax and cos( ), respectively.
Lower arm current in can be expressed as the difference between upper arm current and branch output current. Consequently, the upper arm current dynamics can be described with (38). where,
Expression (40) can be split into two parts representing different time domain responses (41). First part of (41) indicates that the upper arm current response to the voltage excitation defined by (33) represents a sum of cubic, square and linear function and a constant term. Second fraction within (41) represents a sinusoidal function. Accordingly, inverse Laplace transform of (41) can be represented in the form of (42), with all the coefficients being defined by (43) and (44).
Since (43) and (44) are quite cumbersome, it would be useful to graphically examine the effect of certain factors on the upper/lower arm current shape during the voltage transition period. For that matter, converter operating with parameters provided in Table I is observed. However, three different arm stray inductance values were used with the aim of conducting the analysis of desired response components, whereas SMs capacitance was fixed at Csm = 370 F (this value was set according to the sizing algorithm, which is to be presented shortly). Number of SMs per arm was set as N = 11. Fig. 10 presents upper arm current during the voltage transition period for three different arm stray inductances. It can be seen that the higher the stray inductance, the more emphasized the effect of the sinusoidal component within the current response. This is, to a certain extent, logical given that for, a fixed SM capacitance, higher inductance reduces natural frequency of all the oscillations occurring within the observed circuit. With the aim of getting an insight into the effect of the aforementioned stray inductance upon the arm currents over the complete fundamental operating period, circuits utilizing parameters defined within Fig. 10 were simulated in PLECS. It can be seen from Fig. 11 that with an increase in the arm stray inductance (moving from left to right in Fig. 11 ) arm current oscillations become more emphasized, both in terms of duration and the overshoot. Additionally, the higher the stray inductance the more time the arm current needs to drift from one arm to another, therefore increasing the need for larger SM capacitance with the aim of keeping its voltage within a predefined limit. During the previously conducted analysis, it was assumed that converter input voltage was stiff. However, certain capacitive filter at converter input stage would be inevitable in practice. Last but not least, if the arm stray inductance were unreasonably high, the arm current drift would not manage to occur prior to the following voltage transition, -1 Qubic + Square + Linear + Constant Term Sinusoidal Term Fig. 10 . Effect of the arm stray inductance on the upper arm current components. The number of converter SMs was set as N = 11, whereas its capacitance was set as C = 370 F. It can be seen that the increase in the arm stray inductance increases both period and amplitude of the sinusoidal component. Moreover, nonsinusoidal part of (42) tends to be less sensitive to stray inductance changes.
therefore basic principles of the Q2L operation mode would be violated and converter operation approaches the MMC. Hence, during the converter design phase, efforts to keep the arm stray inductance as low as possible should be made.
III. SUBMODULE CAPACITOR SIZING
Figs. 10 and 11 demonstrated the adverse effect high arm stray inductance has on the Q2L converter operation. Consequently, for known branch parameters, SM capacitance needs to be determined such that a compromise between its desired voltage ripple and Q2L operation can be made. Fig. 12 presents idealized upper arm current during the voltage transition period. In the beginning of the transition interval, one SM within the upper arm gets inserted into the circuit meaning that the whole current flowing through the upper arm during the interval defined as 0 t TT flows through its capacitor consequently changing its voltage. It is indicated by Fig. 12 that the area under the current curve represents the charge received by a firstly inserted capacitor during the observed process. Hence, all SMs' capacitors need to be sized according to this area since balancing algorithm selects one of the SMs to the beginning of the sequence depending upon voltage distribution over an arm. Furthermore, it would be highly beneficial if the upper arm current crossed zero within the observed interval considering that the charge acquired by the first SM being inserted into the circuit would be reduced compared to the case where no zero crossing occurs. However, if this comes out as unachievable, defining a certain band around zero described by i can be considered for the purpose of SM capacitance sizing. In other words, handling the transitions with no zero-crossings of the arm current is alleviated. It should be emphasized that determination of depends upon the circuit designer. However, one has to keep in mind that the higher the tolerance represented by this coefficient, the higher the possible capacitance being the output of the presented algorithm (the area denoted by Q + increases). Moreover, the longer the transition the closer the converter approaches to the MMC (even though the distinct line between Fig. 11 . Effect of the arm stray inductance on general converter behavior. Please notice that the higher the stray inductance, the higher the oscillations caused by the voltage transition period. Furthermore, current overshoot significantly increases with an increase in the stray inductance. Moreover, higher values of stray inductance prevent the arm current from quickly drifting from one arm to the other, therefore increasing the need for higher SM capacitance in order to keep its voltage between predefined limits. Fig. 12 . Q2L converter upper arm current shape during the transition process (idealized). It is noteworthy that once the transition period commences, capacitor in an observed arm, being firstly inserted into the circuit, acquires all the charge denoted by Q + . Therefore, capacitor sizing needs to be conducted according to this charge given that in the following transition interval some other cell will be assigned this gate signal depending upon the voltage distribution within an arm. these two has never been drawn), therefore violating the basic Q2L principles. Fig. 13 presents sizing algorithm flow chart. Firstly, all parameters related to the converter operation, such as input voltage, operating frequency, rated power, maximum arm current and passive components, apart from the SM capacitance, are defined. Additionally, certain range of possible SM capacitances, over which the algorithm is going to perform the search, needs to be defined. Maximum capacitance to be taken into account by the algorithm can be estimated assuming the constant output current flows through the arm during the transition (45). the phase-angle resulting with rated power flowing through the converter nom should be used. Minimal capacitance Cmin, to be used with the aim of starting the algorithm, can be a dopted as a fraction of the maximal one (for instance Cmin = Cmax/4). Thereafter, upper arm current can be calculated according to (42)-(44), whereas the algorithm checks if the calculated current falls within the band defined by for any time instant TT. If so, a SM voltage ripple can be calculated according to (46), otherwise the algorithm runs into a new iteration.
If capacitance taken into account within the observed iteration fulfills the desired voltage ripple criterion ( < ), the algorithm assigns its value to the SM required capacitance (Creq). Moreover, once the first capacitance fulfilling the above mentioned criteria is found, the algorithm terminates the search given that the subsequent iterations would provide higher SM capacitance. Of course, if needed, it is always possible to adopt a certain margin in the SM capacitance, as presented in the expression below.
IV. SIMULATION RESULTS
In order to validate the analysis conducted above, a set of simulations was performed using PLECS. Parameters of the simulated converter, which is presented in Fig. 4(a) can be found in Table I . Moreover, simulations were conducted utilizing various number of SMs depending upon semiconductor voltage class to be employed, as presented in Table II . Last but not least, simulation results during the transition are compared with both piece-wise calculations (9) and analytic (42)-(44). Fig. 14(a) presents converter operation over five fundamental cycles in case 6.5 kV IGBTs are employed within every SM. It can be seen that SMs voltages remain balanced during the observed interval. SM capacitance was determined such that its voltage change during the transition interval remains less than 5% of the nominal value (Vin / N).
On the right-hand side of Fig. 14(a) , one can observe the waveform of the converter upper arm current along with the changes in SMs voltages. It can as well be seen that maximal voltage change of a SM equals V SM = 130 V which equals to around 4% of nominal SM voltage. Fig. 14(b) and (c) present converter operation in case 3.3 kV and 1.7 kV IGBT modules are used, respectively. Further, the plot presenting the upper arm current over all of the analyzed cases, contains its waveforms obtained by virtue of analytical model (red curve) and piece-wise calculations (blue curve). One can also notice from the Fig. 14 (a) -(c) that the lower the dwell time the higher the precision of the conducted calculation. One might find this logical given that sums within the piece-wise calculations were replaced by integrals under the assumption of infinitely small dwell time. However, for the sizing purposes a slight mismatch should not introduce significant errors which would threaten to impair converter performance.
The algorithm presented above was also employed with the aim of sizing SMs capacitance for the 3PH DAB. Reference [20] provided SM capacitance sizing rule defined by
For the sake of comparison, 3PH DAB with parameters given in Table I was observed. Number of SMs was set as N = 11. According to (48), SMs capacitance should be set as Csm = 257 F with the aim of keeping a SM voltage ripple less than 5% of its nominal mean value [ (p.u.) = 0.05]. Security factor was set as unity. On the other hand, using the sizing algorithm presented in this paper, capacitance value of Csm = 160 F was chosen. Fig. 15 presents voltages across Phase A upper arm converter within the 3PH DAB operating in the Q2L manner while using the capacitances determined above. It can be seen that the use of the proposed algorithm provides the possibility of reducing the SMs capacitance, while still fulfilling desired voltage ripple constraints. On the left-hand side, one can see that peak-to-peak voltage ripple, in case (48) is used for the sizing purposes, equals approximately 2.53% of the SM rated mean voltage. SM capacitance determined in this fashion clearly satisfies voltage ripple criterion define above. However, on the right-hand side, one can notice that even with almost 40% reduction in the SM capacitance, which is the result obtained based on the employment of the presented algorithm, the same voltage ripple criterion can be fulfilled.
V. CONCLUSION
This paper presented thorough mathematical analysis of the Q2L converter transition process. With the aim of alleviating mathematical determination of the SM capacitance, analytical formulas were derived. Instead of solving N differential equations (piece-wise solution) with the aim of determining converter's current shape over the transition interval, the approximation comprising the combination of sinusoidal, qubic, square, linear and constant term was provided. Given that presented approximation represents the linearization of transient waveforms, the smaller the dwell intervals used to achieve desired transition the better the approximation results. By virtue of the proposed equations, capacitor sizing algorithm was designed with the aim of finding the capacitance to meet the requirements of SM voltage ripple and Q2L operation. Furthermore, on the example of the 3PH DAB, it was shown that the proposed sizing algorithm reduces the need for SM capacitance compared to the sizing method proposed in the literature. Simulation results obtained in PLECS were presented, from which it can be seen that converter manages to operate in the Q2L mode while keeping the voltage ripple across SMs within desired limits.
